We present the fabrication and characterization of transmon qubits formed from aluminum Josephson junctions on two different silicon-based substrates: (i) high-resistivity silicon (Si) and (ii) siliconon-insulator (SOI). Key to the qubit fabrication process is the use of an anhydrous hydrofluoric vapor process which removes silicon surface oxides without attacking aluminum, and in the case of SOI substrates, selectively removes the lossy buried oxide underneath the qubit region. For qubits with a transition frequency of approximately 5 GHz we find qubit lifetimes and coherence times comparable to those attainable on sapphire substrates (T1,Si = 27 µs, T2,Si = 6.6 µs; T1,SOI = 3.5 µs, T2,SOI = 2.2 µs). This qubit fabrication process in principle permits co-fabrication of silicon photonic and mechanical elements, providing a route towards chip-scale integration of electro-opto-mechanical transducers for quantum networking of superconducting microwave quantum circuits.
In recent years, significant developments in experimental quantum information science [1, 2] have been realized using microwave superconducting qubit hardware. These devices, consisting of Josephson junctions (JJs) and linear circuit elements, are typically coupled to high-Q superconducting microwave cavities, which realizes the microwave analog of cavity QED-so-called circuit QED [3] [4] [5] . The advent of the transmon qubit [6] [7] [8] has provided a robust and scalable circuit QED building block. Leveraging small mode volumes and large vacuum coupling rates, circuit QED systems have been put into the regime of strong coupling, [5, 9] realized state-of-the-art gate fidelities, [10] and utilized to perform quantum error detection and correction. [11, 12] Interfacing the circuit QED toolbox with other systems of physical or technological interest -cavity optomechanical systems, for example [13, 14] -requires scalable fabrication techniques on compatible materials systems. Much work within the circuit QED community has focused on developing fabrication methods that realize long qubit lifetimes and small dephasing rates [15] [16] [17] . Owing to sapphire's good microwave properties, this work has primarily utilized the aluminum-on-sapphire (AOS) materials system. Using the AOS material system two primary approaches have emerged: the so-called planar approach wherein qubits are coupled to on-chip resonators [18] and the 3D cavity approach wherein qubits are coupled to 3D box cavities [19] . Whereas the former affords higher device densities and more integration, the latter yields longer coherence times.
Here, we demonstrate scalable fabrication techniques for planar silicon-based superconducting circuits [20] [21] [22] that obtain similar transmon qubit coherence times and gate fidelities as their planar sapphire counterparts [10, 18] . We note that similar work has recently been performed with silicon-based qubits in the context of 3D cavities [23] . Additionally, we present the fabrication and characterization of a superconducting qubit on silicon-on-insulator (SOI) with a coherence time which is a factor of 20 improvement over prior work in this material system [24] . These SOI qubit fabrication methods not only realize high quality qubits, but are also compatible with the integration of other photonic, electronic, and MEMS components on the same SOI substrate.
Our qubit design (pictured in Fig. 1(b) , and shown schematically in Fig. 2(c) ) is based on the Xmon qubit. [18] In both our high-resistivity silicon (Si) and SOI devices, a long rectangular capacitor is capacitively coupled to both a readout resonator and an XY-control line; the capacitor is connected to ground through a SQUID loop (Fig. 1(c) ) that is inductively coupled to a DC control line, which allows for frequency tuning of the qubit. [18] Our readout resonator, consisting of a λ/4 coplanar waveguide resonator, is inductively coupled to a transmission line, which allows for dispersive readout of the qubit. [18] We realize (Si, SOI) as-measured parameters of: f q = ω q /2π = (4.962, 5.652) GHz, η/2π = (−260, −300) MHz, ω r /2π = (6.868, 7.143) GHz, and χ/2π = (1.2, 3.5) MHz, where ω q = ω 10 is the qubit transition frequency, η = (ω 21 −ω 10 ) is the anharmonicity, ω r is the readout resonator frequency, and 2χ = ω r,|0 −ω r,|1 is the dispersive shift. These measured values imply a Josephson energy E J /h = (13.1, 14.8) GHz in the transmon limit (E J E C ) wherehω q ≈ √ 8E J E C − E C and the charging energy E C ≈ −hη, as well as a vacuum qubit-resonator coupling rate g/2π = (135, 177) MHz where g ≈ −∆χ(1 + ∆/η) and ∆ = ω q −ω r . Our readout resonators have intrinsic and extrinsic coupling Qs of Q i = (5.8, 45.8) × 10 3 and Q e = (12.9, 6.1) × 10 3 , respectively, measured at single-digit intracavity photon numbers. These values are close to the designed and expected values, except for the intrinsic Q i of the read-out res- onator on Si. This value is more then two-orders of magnitude smaller than expected from previous resonatoronly tests we have performed on Si. Evidence of frequency jitter in the read-out resonator of this sample was observed, which may explain an under-estimate of the Q i from the swept frequency measurement used here.
Our fabrication process is a multi-layer process pictured in Fig. 1(a) . We begin with a 10 mm × 10 mm chip of either Si [Float zone (FZ) grown, 525 µm thickness, > 10 kOhm-cm resistivity] or SOI [Si device layer: FZ grown, 220 nm, > ∼ 3 kOhm-cm; BOX layer: 3 µm, silicon dioxide; Si handle: Czochralski grown, 750 µm, > ∼ 5 kOhm-cm]. We then perform the following main fabrication steps (from left to right in Fig. 1(a) ): (i) C 4 F 8 /SF 6 inductively coupled plasma reactive ion etch (ICP-RIE) of 50 nm radius holes through the device layer to allow for release in step (v) below; (ii) electron beam evaporation of 120 nm Al at 1 nm/s to define a ground plane, the qubit capacitor, and the readout resonator; (iii) double-angle electron beam evaporation of 60 nm and 120 nm of Al at 1 nm/s with an intervening 20 minute oxidation at 5 mbar and subsequent 2 minute oxidation at 10 mbar to forms the JJs; (iv) 5 minute argon ion mill and 140 nm Al evaporation to form a "bandage" layer that electrically contacts the Al layers defined in step (ii) and (iii); (v) HF vapor etch of the underlying BOX layer.
After steps (ii-iv), a liftoff process was performed in n-methyl-2-pyrrolidone at 80
• C for two hours. Steps (i) and (v) are omitted for Si devices as they do not require a release. In (i-iv), we use electron beam lithography to pattern our resist. The above process is similar to that described elsewhere [25, 26] and, for SOI samples, yields a device layer that is partially suspended above the handle wafer. As highlighted by the yellow boundary line in the scanning electron microscope image of Fig. 1(b) , we etch 100 µm into the BOX layer such that the circuit is far from the lossy Si/SiO 2 interface. [25] We characterize each qubit in a 3 He/ 4 He dry dilution refrigerator with base temperature of T f ∼ 7 mK using frequency-domain and time-domain spectroscopy. We begin with frequency-domain characterization and measure transmission (S 21 ) through a coplanar waveguide feedline using a two-port vector network analyzer (VNA). The Z control line is used to carry a small current which produces an external flux bias, Φ ext , in the SQUID loop of the qubit, thereby tuning the qubit transition frequency, f q . For a given Φ ext , we identify f q and transitions to higher levels (from which we extract η) by sweeping a continuous-wave (CW) microwave tone applied to the XY drive line and monitoring the resonator response. [27] Having identified device parameters, we switch over to time-domain characterization, using the measurement setup summarized in Fig. 2 (for details see App. A). We characterize each qubit using dispersive readout [28] ( Fig. 3) with Φ ext set so that the qubit is at a first-order flux-insensitive point. [6, 18] In this projective readout scheme, a sample from one of two distributions in the I-Q plane is measured depending on whether the qubit is projected into the ground or excited state. We make a binary discrimination for each single measurement of an arbitrary pulse sequence (1 for excited qubit state |1 , or 0 for ground qubit state |0 ), and average at least ,Si = 27 µs and T1,SOI = 3.5 µs. (e,f) By applying two offresonance π/2 pulses with a variable intervening delay τ , the excited state population shows Ramsey oscillations (points are data, blue trace is fit). The decay of the envelope yields coherence times T2,Si = 6.6 µs and T2,SOI = 2.2 µs. In all cases, we use a rectangle-windowed readout pulse with 500 ns duration, and in most cases we use a 30 ns Xπ and X π/2 pulse (45 ns in (c)).
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4 such values to determine excited state population. The sub-unity visibility (e.g., see Fig. 3(e,f) ) primarily reflects imperfect readout fidelity for both Si and SOI devices. [29] To characterize our gate fidelities, we utilized Clifford group randomized benchmarking, [10, 30, 31] shown schematically in Fig. 4(a,b) . For the Si sample Fig. 4(c) , we measured two gates (X π/2 and X π ) while for SOI (Fig. 4(d) ), we measured three (X π , X π/2 , and Y π ). We realize average gate fidelities off (C) = 0.9952 (5) avoid phase errors or leakage outside the computational basis [32] . Our measurement of T 1,Si = 27 µs for our Si qubit is noteworthy, especially given the simplicity of our design and fabrication process. We can estimate the Purcell-limited T 1 by the simplistic single-mode estimate (∆/g) 2 /κ r , where κ r = ω r /Q and 1/Q = 1/Q i + 1/Q e . This yields 18.5 µs (8.5 µs) for the Si (SOI) qubit of this work, implying that: (i) the estimate is inaccurate, since we measure a larger-than-estimated T 1 for Si (a more conservative estimate which assumes we are indeed underestimating Q i due to frequency jitter and takes Q ≈ Q e , yields a Purcell-limited T 1 of 57 µs), and (ii) incorporating an on-chip Purcell filter may well improve our qubit lifetimes. [33, 34] Also, regarding the measured T 2 values, since obtaining these measurements we have identified and resolved some grounding issues in our measurement setup that likely contributed to excess flux noise coming from 60 Hz currents on our flux bias line. We anticipate that these improvements may even be important at the first-order flux insensitive point.
In terms of the impact of the SOI device layer properties or various fabrication steps on the resulting qubit decoherence times, further systematic studies are required. In particular, the importance of using the vapor HF etch to remove native oxides and (temporarily) passivate the Si surface before every evaporation step of aluminum on the Si layer (including right before the double angle evaporation used to form the JJs), needs to be clarified further. Also, any residual effects of the underlying BOX layer needs to be ruled out through systematic studies of qubit coherence versus undercut extent, in conjunction with 3D numerical modeling to determine more optimized qubit and membrane geometries.
Even while the precise physical and materials limitations of our system are unclear, current coherence times are sufficient for many quantum simulation and quantum optics experiments. Meanwhile, our realization of a highly coherent SOI qubit represents an essential building block for hybrid electro-opto-mechanical systems on SOI. Already, electromechanical and optomechanical coherent transduction bandwidths exceed the bandwidth of our qubit by a factor of two [14, 25, 35] , a prerequisite for high-fidelity, bi-directional microwave-to-optical quantum state transduction-an interesting and challenging research program in its own right, with many potential realizations.
Overall, our fabrication and measurements of planar qubits on silicon and SOI represent a modest but important technical stepping stone on the path to a variety of potential quantum information and quantum science goals. Taken together with complementary advances in the fields of cavity opto-and electro-mechanics [14, 36] , and in the context of competing systems [18, 23] , we are optimistic about the potential for hybrid quantum systems and circuit QED on silicon and silicon-on-insulator platforms.
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differential amplifier and passed to the I and Q ports of IQ mixers (Marki IQ-0307MXP for the XY drive, IQ-0409MXP for readout). Carrier tones are supplied by CW microwave sources (Rohde & Schwarz SMB100A) to the local oscillator (LO) ports of the mixers. As a result, the readout and XY pulses are single-sidebandupconverted to microwave frequencies. We attenuate and filter these signals at several temperature stages of a cryogen-free dilution refrigerator. Flux biasing is provided by a programmable DC source (Yokogawa GS200) which is filtered at 4 K (Therma-uD-25G from Aivon Oy, Helsinki, Finland) and again at the mixing chamber plate with a reflective microwave filter (Minicircuits).
The DC and AC signals reach the device, which is mounted on a gold-plated PCB inside a copper box inside two concentric magnetic shields (Magnetic Shields Ltd., Staplehurst, UK) consisting of 1.5 mm thick Cryophy material heat-treated to MSL1154-HTC specification. The inner shield is 51mm ID by 168mm high and the outer shield is 67mm ID by 185mm high. The copper box and magnetic shields are mounted to a copper coldfinger attached to the mixing chamber plate. A shield on the mixing chamber is painted in an infrared-absorbing carbon/silica/epoxy mixture to minimize quasiparticle generation in the aluminum. [37, 38] The output is protected from room-temperature noise by two circulators (Raditek RADC-4-8-Cryo-0.02-4K-S23-1WR-b) and at 4 K, a HEMT (Low Noise Factory LNF-LNC4 8C) amplifies by 42 dB, with 68 dB further amplification at room temperature. We used two roomtemperature power amplifiers, a Miteq AFS42-00101200-22-10P-42 with 50 dB of gain and a home-made amplifier with 18 dB of gain designed by the Martinis group. The readout signal is then downconverted and the resulting I and Q are simultaneously digitized using a 1GS/s 2-channel PCIe digitizer (AlazarTech ATS9870). In software, the I and Q are mixed with 100 MHz tones to yield a single point in the I-Q plane for a single readout pulse.
The semirigid coaxial cable in our fridge is stainlessstainless .085" above the 4 K plate and NbTi-NbTi .085" below.
